## CRASH COURSE

	 Y	T	1	T		T	T	·	т	1
USN										10EE764
	1				Į	1	f	1	1	

# Seventh Semester B.E. Degree Examination, May 2017 VLSI Circuits and Design

Time: 3 hrs.

Max. Marks: 100

Note: Answer any FIVE full questions, selecting atleast TWO questions from each part.

#### PART - A

- 1 a. Explain the process of nMOS fabrication with neat diagrams.
  b. Discuss Moore's law with graph.
  c. Compare CMOS and Bipolar technology.
  (06 Marks)
  (06 Marks)
- 2 a. Define  $Z_{pu}$  and  $Z_{pd}$  show that pull-up to pull-down ratio for nMOS inverter driven through another nMOS inverter is  $Z_{pu}/Z_{pd} = 4/1$ . (10 Marks)
  - b. Explain latch-up phenomenon in p-well CMOS inverter. (06 Marks)
  - c. What is pass transistor? Give an example and write demerit of nMOS pass transistor.

(04 Marks)

- 3 a. Explain Lambda based design rules for wires and minimize size transistors. (10 Marks)
  - b. Explain buried and butting contract with neat diagram. (06 Marks)
  - c. Draw the circuit and stick diagram for CMOS inverter.

(04 Marks)

4 a. Define sheet resistance, square capacitance and delay unit.b. Write briefly on non-inverting type nMOS super buffer.

(06 Marks) (04 Marks)

- c. Calculate the total area capacitance for the multilayered structure shown in Fig. Q4(c), Assume for 5µm technology.
  - i) Metal 1 to substrate :  $0.07 \times 10^{-4} \text{ pf/}\mu\text{m}^2$
  - ii) Poly silicon to substrate :  $0.1 \times 10^{-4} \text{ pf/}\mu\text{m}^2$
  - iii) Crate to channel:  $1 \times 10^{-4} \text{pf/}\mu\text{m}^2$ .

(10 Marks)




Fig. Q4(c)

#### PART - B

- 5 a. What are different scaling models? Explain with neat diagram.
  b. Discuss limitations of scaling for interconnect and contact resistance.
  c. List any ten scaling factors for device parameters.
  (04 Marks)
  (06 Marks)
  - 1 of 2

2.700 revealing of identification, appeal to evaluator and for equations written eg. 42+8=50, will be treated as malpractice.

Immunitarii Votos 1 On samalanaa

### 10EE764

6	a.	Explain structural design approach for parity generator and draw the nMOS stick	k diagram o
		its basic cell.	(10 Marks)
	b.	What are the guidelines for a subsystem design process?	(06 Marks)
	c.	The state of the s	(04 Marks
7	a.	Explain the operation of $4 \times 4$ barrel shifter.	(10 Marks
	b.	CA12/ 21 42	(06 Marks
		The state of the s	(04 Marks
8	a.	Show how arithmetic and logical functions are implemented using adder cell.	(10 Marks
	b.	Explain some observations to design process.	(06 Marks
	c.	What is regularity? Explain.	(04 Marks

\* \* \* \* \*